یک الگوریتم بسیار سریع برای شبیه سازی اشکال تاخیر مسیر مدارهای دیجیتال بر اساس پیمایش موازی مسیر بحرانی

مراجع و منابع این مقاله:

• Aguiar Y.Q., Zimpeck A.L., Meinhardt C., and Reis R., “Permanent ...
• Shojiro A., VLSI Design and Test for Systems Dependability, Japan, ...
• Bushnell M.L. and Agrawal V.D., Essentials of Electronic Testing for ...
• Krstic A. and Cheng K.-T., Delay Fault Testing for VLSI ...
• Ehteram A., Sabaghian-Bidgoli H., Ghasvari H., and Hessabi S., “A ...
• Liu X., Hsiao M.S., Chakravarty S., and Thadikaran P.J., “Efficient ...
• Liu T., Zhou Y., Liu Y., and Cai S., “Harzard-based ...
• Jayanthy S. and Bhuvaneswari M.C., “Delay Fault Testing of VLSI ...
• Pomeranz I., “Non-Masking Non-Robust Tests for Path Delay Faults,” ۲۰۲۰ ...
• Smith G.L., “Model for delay faults based upon paths,” Proc. ...
• Fink F., Fuchs K., and Schulz M.H., “Robust and nonrobust ...
• Majhi A.K., Jacob J., and Patnaik L.M., “A Novel Path ...
• Chakraborty T.J., Agrawal V.D., and Bushnell M.L., “Path delay fault ...
• Jayanthy S., Bhuvaneswari M.C., and Kavitha T., “Simulation based ATPG ...
• Pomeranz I. and Reddy S.M., “An efficient non-enumerative method to ...
• Pomeranz I. and Reddy S.M., “An efficient nonenumerative method to ...
• Heragu K., Agrawal V.D., and Bushnell M.L., “Statistical methods for ...
• Ali Y., Yamato Y., Yoneda T., Hatayama K., and Inoue ...
• Schneider E., Holst S., Kochte M.A., Wen X., and Wunderlich ...
• Schneider E., Kochte M.A., Holst S., Wen X., and Wunderlich ...
• Gharaybeh M.A., Agrawal V.D., and Bushnell M.L., “False-path removal using ...
• Gjermandez O., “Exploiting arithmetic built-in self-test techniques for path delay ...
• Manikandan P., Larsen B.B., and Aas E.J., “An Enhanced Path ...
نمایش کامل مراجع