An Algorithm to Enhance Cache Efficiency in Multi-core Processors

سال انتشار: 1396
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 131

فایل این مقاله در 11 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_MJEE-11-2_006

تاریخ نمایه سازی: 15 اسفند 1401

چکیده مقاله:

The Cache efficiency is considered to be one of the major challenges in multi-core processors. Hence, using cache space in such processors should be meticulously managed by each of the cores. This paper addresses the issue of cache re-access and proposes an algorithm which divides the last level of cache into local and global share for the cores. The rationale behind the proposed algorithm is to activate or deactivate the ways of cache for any intended core. Consequently, the collision between cores is reduced and each of the cores can use the cache space dynamically. To simulate the proposed algorithm, the researchers used three groups of applications and the obtained results were examined and evaluated in two stages. The first phase is involved with the number of active ways in cache for each core. It should be highlighted that the proposed algorithm, in the merged state, was able to enhance the active ways up to ۱۹%. In the second phase, cache miss rate was taken into consideration and it was observed that about ۷% improvement was achieved in this stage.

کلیدواژه ها:

Asymmetric multicore-processors ، en ، Processor performance ، Cache performance ، Shared and dedicated structure ، Partitioning of the last level of cache

نویسندگان

Ali Ghaffari

Department of computer engineering, Tabriz branch, Islamic azad university, Tabriz, Iran

Majid Babaei

Department of computer engineering, Tabriz branch, Islamic azad university, Tabriz, Iran

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • F. J. Pollack, “New micro architecture challenges in the coming ...
  • G. E. Moore, “Cramming more components onto integrated circuits”, Electronics, ...
  • C. McNairy and R. Bhatia, “Montecito: a dual-core, dual-thread titanium ...
  • S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, ...
  • A. Carbine and D. Feltham, “Pentium pro processor design for ...
  • J. W. Langston and X.He, ”Multi-core Processors and caching: A ...
  • V. P. Heuring and H. F. Jordan, Computer Systems Design ...
  • J. L. Hennessy, D. A. Patterson, Computer architecture: a quantitative ...
  • D. Tam, R. Azimi, L. Soares and M. Stumm,” Managing ...
  • F. Guo and Y. Solihin, “An analytical model for cache ...
  • H. Kannan, F. Guo, L. Zhao, R. Illikkal, R. Iyer, ...
  • M. Qureshi and Y. Patt, “Utility-based cache partitioning: a low ...
  • S. Cho and L. Jin, “Managing distributed, shared L۲ caches ...
  • L. Jin and S. Cho, “Better than the two: exceeding ...
  • A. Asaduzzaman, F. N. Sibai, and M. Rani, “Impact of ...
  • R. Manikantan, K. R. Govindarajan,” Nucache: an efficient multi-core cache ...
  • M. D. Hill and A. J. Smith, “Evaluating associativity in ...
  • D. Chandra, F. Guo, S. Kim and Y. Solihin, “Predicting ...
  • R. Iyer, “CQOS: A framework for enabling QoS in shared ...
  • C.Xu, X. Cheny, R. P. Dicky and Z. M. Mao,” ...
  • D. K. Tam, R. Azimi, L. B. Soares, and M. ...
  • D. Kaseridis, M. F. Iqbal and L. K. John, “Cache ...
  • N.L. Binkert, R.G. Dreslinski, L.R. Hsu, K.T. Lim, A.G. Saidi, ...
  • T. Austin, E. Larson and D. Ernst, “Simple scalar: an ...
  • Compaq. Alpha ۲۱۲۶۴ Microprocessor Hardware Reference Manual. Technical report, Compaq ...
  • The Standard Performance Evaluation Corporation. http://www.spec.org/ ...
  • C. Lee, M. Potkonjakand W. H. M. Smith, “Media bench: ...
  • S. M. Khan, A. R. Alameldeen, C. Wilkerson, J. Kulkarni ...
  • W. Zang and A. G. Ross, “A single-pass cache simulation ...
  • A. Asaduzzaman, V. R. Suryanarayana, F. N. Sibai, “on level-۱ ...
  • I. Kotra, “Performance and power aware cache memory architectures”, Ph.D. ...
  • نمایش کامل مراجع