کاهش تراکم اتصالات در مرحله بهینه سازی منطقی با بهره گیری از اطلاعات افراز

مراجع و منابع این مقاله:

• G.E. Moore, 4Cramming more components onto integrated circuits, * In ...
• M. Saeedi, M. Saheb Zamani, _ Jahanian, ،Prediction and reduction ...
• M. Wang, X. Yang, and M. Sarrafzadeh, 4Congestion minimization during ...
• M. Wang, and M. Sarrafzadeh, «On the behavior of congestion ...
• B. Hu, and M. M. Sadowska, "Congestion minimization during placement ...
• Q. Liu, and M. Marek- Sadowska, «Wire Length Prediction -based ...
• Optim ization, ? International Symposium on Physical Design, pp. 145-151, ...
• G. De Micheli. *Synthesis and Optimization of Digital Circuits, ? ...
• N. Sherwani, «Algorithms for VLSI physical design automation, * Kluwer ...
• T. Kutzscheb auch and L. Stok, "Congestion aware layout driven ...
• M. Pedram and N. Bhat, *Layout driven logic restru ctu ...
• P.Abouzeid, K.Sakouti, G.Saucier, and F.Poirot, *Layou driven logic res tru ...
• P. Kudva, A. Sullivan and W. Dougherty, «Metrics for structural ...
• R. Shelar, P. Saxena and S. Sapatnekar, «An Efficient Technology ...
• J. Cong and S. K. Lim, *Edge Separability Based Circuit ...
• *Artisan, TSMC library 0.13um, ' Available on <Artisan. _ _ ...
• J. A. Roy et al. _ Robust and Scalable Open- ...
• E. M. Sentovich et al. SIS: A system for sequential ...
• httb ://vlsicad. eecs.umich. edu/B K/PlaceUtils/ ...
• Magma Design Automation Incorporated, ...
• J. Lou, S. Kri shnamoorthy, and H. S. Sheng. *Estimating ...
• A Karypis, Aggarwal, Kumar, Shekhar, ،:Multilevel Hypergraph Partitioning?, Proc Design ...
نمایش کامل مراجع