طراحی و شبیه سازی جمع کننده چند ارزشی با استفاده از گیت های چند ارزشی

مراجع و منابع این مقاله:

• Wu, C., Y. Li, and S. Chai. "Design and simulation ...
• Vasundara, P.K. and K. Gurumurthy. _ Quaternary CMOS combinationt logic ...
• Simovici, C. «Chain-base ockham algebras. " in Proc. Int. Symp. ...
• Dongmou, Z.، Medium algebra MA and medium propositional calculus MP*." ...
• Takagi, N. and K. Nakashima, «Discrete interval truth values logic ...
• Jain, A.K., R... Bolton, and M.H. Abd-El-Barr, ،«CMOS m ultiple-valued ...
• Sarca, F., _ C UR R ENT-MODE CMOS SEQ UENTIAL ...
• .Lukasiewicz, J., _ three-valued logic. 0 Ruch Filozoficzny, 1920. 5(170-171). ...
• Post, E.L, ،Introduction to _ general theory of elementary propositions. ...
• 0.McCluskey, E... " Logic design of multi-valued I 2 L ...
• Druzeta, A., Z.G. Vranesic, and A.t. Sedra, "Application of m ...
• Kerkhoff, H.G. and M.L. Tervoert, ،Mu ltiple-valued logic charge-co upled ...
• Capasso, F., et al., "Quantum functional devices: resonant-tunt eling transistors, ...
• Bundalo, Z., et al. "Quaternary BiCMOS logic circuits with high ...
• Haixia, W., et al. "Design of low-power quaternary fip-flop based ...
• Da Silva, R.C.G., H. Boudinov, and L. Carro, _ novel ...
• Datla, S.R. and M. Thornton. "Quaternary voltage-mode logic cells and ...
• Dornajafi, M., et al , "Performance of a quatermary logic ...
• Hanyu, T. and M. Kameyama, _ 200 MHz pipelined multiplier ...
• Rad anovic, B. and M. Syrzycki. _ Current-mode CMOS adders ...
• Romero, M.E., et al , :Universal Set of CMOS Gates ...
• Thoidis, I., et al. "The design of low power m ...
• Carvajal, R., J. Ramirez -Angula, and J. Tombs. "High-speed high-precision ...
نمایش کامل مراجع