ارایه یک سلول تمام جمع کننده باینری 12 ترانزیستوری جدید در مد ولتاژ با فناوری نانو

مراجع و منابع این مقاله:

• A. M. Shams and M Bayoumi, "Performance evaluation of 1-bit ...
• U. Ko, P. Balsara and W Lee, "Low-power design techniques ...
• M.H. Moaiyeri, R. Faghih Mirzaee, A. Doostaregan, K. Navi and ...
• K. Navi, S. Sayedsalehi, R. Farazkish and M. Rahimi. "Five-input ...
• K. Navi, M.H. Moaiyeri and A. Momeni. _ low-voltage and ...
• P. Avouris, J. Appenzeller, R. Martel and SH. Wind. "Carbon ...
• S. Goel, A. Kumar and M Bayoumi. "Design of robust, ...
• catalysed growth of carbon nanotubes with single -atomic-layer -Cobalt؛ 9. ...
• K. Navi, M. Rashtian, A. Khatir, P. Keshavarzian and O. ...
• P. McEuen, M. Fuhrer and H. Park. "Single-walled carbon nanotube ...
• S. Lin, Y. B. Kim and F. Lombardi, Proc. IEEE ...
• S.A. Ebrahimi, P. Keshavarzian, S. Sorouri, M. Shahsavari. "Low Power ...
• S. J. Wind, J. Appenzeller, R. Martel, V. Derycke, and ...
• E. Dubrova. _ Multipl e-valued logic in vlsi : Challenges ...
• A. Khatibzadeh, and K. Raahemifar, _ study and comparison of ...
• A. Bachtold :"Logic Circuits with Carbon Nanotube Transistors", VOL 294, ...
• M.H. Moaiyeri, R. Faghih Mirzaee, K. Navi, and A. Momeni, ...
• M. Sayed and W. John, "Performance analyseis of single-bit Full ...
نمایش کامل مراجع