Reducing the Consumption Power in Flash ADC Using 65nm CMOS Technology
سال انتشار: 1391
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 390
فایل این مقاله در 6 صفحه با فرمت PDF قابل دریافت می باشد
- صدور گواهی نمایه سازی
- من نویسنده این مقاله هستم
استخراج به نرم افزارهای پژوهشی:
شناسه ملی سند علمی:
JR_JCR-5-2_003
تاریخ نمایه سازی: 23 دی 1396
چکیده مقاله:
This paper presents a new method to reduce consumption power in flash ADC in 65nm CMOS technology. This method indicates a considerable reduction in consumption power, by removing comparators memories. The simulations used a frequency of 1 GHZ, resulting in decreased consumption power by approximately 90% for different processing corners. In addition, in this paper the proposed method was designed using interpolation technique for purpose of promoting the performance as well as decreasing the class of chip. The simulation results indicate that the consumption power for interpolation technique was decreased by approximately 5% compared to the proposed method. Also, we compare the results of the proposed technique with those of convertors frequently referred in other studies. The results show that the consumption power is considerably decreased, using the proposed technique.
کلیدواژه ها:
نویسندگان
Nafise Haji-Karimi
Department of Electrical, Biomedical and Mechatronics Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran
Mohamad Dosaranian-Moghadam
Department of Electrical, Biomedical and Mechatronics Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran