High Performance Low Latency ۱۶×۱۶ bit Booth Multiplier using Novel ۴-۲ Compressor Structure

سال انتشار: 1399
نوع سند: مقاله ژورنالی
زبان: انگلیسی
مشاهده: 133

فایل این مقاله در 9 صفحه با فرمت PDF قابل دریافت می باشد

استخراج به نرم افزارهای پژوهشی:

لینک ثابت به این مقاله:

شناسه ملی سند علمی:

JR_MJEE-14-2_001

تاریخ نمایه سازی: 25 بهمن 1401

چکیده مقاله:

In this article, the design procedure of a low latency Booth multiplier has been proposed. With the help of a novel ۴-۲ compressor, a high-performance ۱۶×۱۶ bit Booth multiplier has been implemented, which depicts high operating frequency. To achieve this, the proposed ۴-۲ compressor has been utilized successively in the Partial Product Reduction Tree (PPRT) of the multiplier and by means of radix-۴ Booth scheme, the multiplier has been designed. The Partial Product (PP) generation circuitry is also based on the other work published by the authors which enables the designed structure to work at the frequency of ۳۵۰MHz. The main advantage of the designed compressor is the elimination of the middle stage inverters between cascaded blocks of PPRT which considerably enhances the speed of whole system. Simulation results for TSMC ۰.۱۸µm CMOS technology and ۱.۸V power supply have been demonstrated to confirm the correct operation of proposed ۴-۲ compressor. According to the results, the achieved delay of the critical path for hard test and high capacitive load, equal to ۱۰۰fF, is ۹۳۶ps while a power consumption of ۲۵۵.۱۵µW has been achieved at the operating frequency of ۱۰۰MHZ.

کلیدواژه ها:

Booth Multiplier ، Modified Booth Encoding scheme ، ۴-۲ compressor ، Radix-۴ ، Low Latency

نویسندگان

Ali Rahnamaei

Department of Electrical Engineering, Ardabil Branch, Islamic Azad University, Ardabil, Iran.

Azadeh Kiani Sarkaleh

Department of Electrical Engineering, Rasht Branch, Islamic Azad University, Rasht, Iran.

مراجع و منابع این مقاله:

لیست زیر مراجع و منابع استفاده شده در این مقاله را نمایش می دهد. این مراجع به صورت کاملا ماشینی و بر اساس هوش مصنوعی استخراج شده اند و لذا ممکن است دارای اشکالاتی باشند که به مرور زمان دقت استخراج این محتوا افزایش می یابد. مراجعی که مقالات مربوط به آنها در سیویلیکا نمایه شده و پیدا شده اند، به خود مقاله لینک شده اند :
  • AC Davies, and YT Fung, “Interfacing a hardware multiplier to ...
  • Andrew D. Booth, “A signed binary multiplication technique,” The Quarterly ...
  • C. S. Wallace, “A suggestion for a fast multiplier,” IEEE ...
  • L. Dadda, “Some schemes for parallel multipliers,” Alta Frcquetiza, vol. ...
  • Abu-Khater I.S., Bellaouar A. and Elmasry, M.I., “Circuit Techniques for ...
  • Ohkubo N., Suzuki M., Shinbo T. et al., “A ۴.۴ ...
  • Wen-Chang Yeh and Chein-Wei Jen, “High-Speed Booth Encoded Parallel Multiplier ...
  • Hsin-Lei Lin, Chang R.C. and Ming-Tsai Chan, “Design of a ...
  • Shiann-Rong Kuang, Jiun-Ping Wang, and Cang-Yuan Guo, “Modified Booth Multipliers ...
  • A. Fathi, S. Azizian, R. Fathi, H.G. Tamar, “Low latency, ...
  • A. Fathi, S. Azizian, Kh. Hadidi, A. Khoei, “Ultra High ...
  • Honglan Jiang, Jie Han, Fei Qiao, and Fabrizio Lombardi, “Approximate ...
  • Liu, Weiqiang, et al, “Design of approximate radix-۴ Booth multipliers ...
  • D. Radhakrishnan and A. P. Preethy, “Low-power CMOS pass logic ...
  • Chip-Hong Chang, Jiangmin Gu, and Mingyan Zhang, “Ultra Low-Voltage Low-Power ...
  • Amir Fathi, Sarkis Azizian, Khayrollah Hadidi and Abdollah Khoei, “A ...
  • Amir Fathi, Sarkis Azizian, Khayrollah Hadidi, Abdollah Khoei and Amin ...
  • A. Momeni, J. Han, P.Montuschi, and F. Lombardi, “Design and ...
  • Omid Akbari, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram, “Dual-Quality ...
  • A. Weinberger, “۴:۲ Carry-Save Adder Module,” IBM Technical Disclosure Bull., ...
  • Oklobdzija V.G., Villeger D., and Liu S.S., “A method for ...
  • High speed Radix-۴ Booth scheme in CNTFET technology for high performance parallel multipliers [مقاله ژورنالی]
  • R.UMA, Vidya Vijayan, M. Mohanapriya, and Sharon Paul, “Area, Delay ...
  • نمایش کامل مراجع